mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-02-15 04:42:02 +00:00
91 lines
2.4 KiB
Diff
91 lines
2.4 KiB
Diff
|
From eb1e277adec199402616b3501b4906799b26233b Mon Sep 17 00:00:00 2001
|
||
|
From: Tim Gover <tim.gover@raspberrypi.org>
|
||
|
Date: Tue, 22 Jan 2019 10:49:41 +0000
|
||
|
Subject: [PATCH 646/678] overlays: Add the spi-gpio40-45 overlay
|
||
|
|
||
|
The 2711 B0 boot EEPROM is programmed via SPI0 on GPIO
|
||
|
pins 40-43 CS0. Add a device tree overlay to optionally
|
||
|
change the SPI0 pinmux from the external GPIO pins to
|
||
|
the boot EEPROM pins.
|
||
|
---
|
||
|
arch/arm/boot/dts/overlays/Makefile | 1 +
|
||
|
arch/arm/boot/dts/overlays/README | 6 ++++
|
||
|
.../dts/overlays/spi-gpio40-45-overlay.dts | 36 +++++++++++++++++++
|
||
|
3 files changed, 43 insertions(+)
|
||
|
create mode 100644 arch/arm/boot/dts/overlays/spi-gpio40-45-overlay.dts
|
||
|
|
||
|
diff --git a/arch/arm/boot/dts/overlays/Makefile b/arch/arm/boot/dts/overlays/Makefile
|
||
|
index c48c47cf3210..2faeb1145125 100644
|
||
|
--- a/arch/arm/boot/dts/overlays/Makefile
|
||
|
+++ b/arch/arm/boot/dts/overlays/Makefile
|
||
|
@@ -135,6 +135,7 @@ dtbo-$(CONFIG_ARCH_BCM2835) += \
|
||
|
smi-dev.dtbo \
|
||
|
smi-nand.dtbo \
|
||
|
spi-gpio35-39.dtbo \
|
||
|
+ spi-gpio40-45.dtbo \
|
||
|
spi-rtc.dtbo \
|
||
|
spi0-cs.dtbo \
|
||
|
spi0-hw-cs.dtbo \
|
||
|
diff --git a/arch/arm/boot/dts/overlays/README b/arch/arm/boot/dts/overlays/README
|
||
|
index e61a437a31f3..0c108669311a 100644
|
||
|
--- a/arch/arm/boot/dts/overlays/README
|
||
|
+++ b/arch/arm/boot/dts/overlays/README
|
||
|
@@ -1967,6 +1967,12 @@ Load: dtoverlay=spi-gpio35-39
|
||
|
Params: <None>
|
||
|
|
||
|
|
||
|
+Name: spi-gpio40-45
|
||
|
+Info: Move SPI function block to GPIOs 40 to 45
|
||
|
+Load: dtoverlay=spi-gpio40-45
|
||
|
+Params: <None>
|
||
|
+
|
||
|
+
|
||
|
Name: spi-rtc
|
||
|
Info: Adds support for a number of SPI Real Time Clock devices
|
||
|
Load: dtoverlay=spi-rtc,<param>=<val>
|
||
|
diff --git a/arch/arm/boot/dts/overlays/spi-gpio40-45-overlay.dts b/arch/arm/boot/dts/overlays/spi-gpio40-45-overlay.dts
|
||
|
new file mode 100644
|
||
|
index 000000000000..9ebcaf1b5ea0
|
||
|
--- /dev/null
|
||
|
+++ b/arch/arm/boot/dts/overlays/spi-gpio40-45-overlay.dts
|
||
|
@@ -0,0 +1,36 @@
|
||
|
+/*
|
||
|
+ * Boot EEPROM overlay
|
||
|
+ */
|
||
|
+
|
||
|
+/dts-v1/;
|
||
|
+/plugin/;
|
||
|
+
|
||
|
+/ {
|
||
|
+ compatible = "brcm,bcm2835";
|
||
|
+
|
||
|
+ fragment@0 {
|
||
|
+ target = <&spi0>;
|
||
|
+ __overlay__ {
|
||
|
+ cs-gpios = <&gpio 43 1>, <&gpio 44 1>, <&gpio 45 1>;
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
+ };
|
||
|
+
|
||
|
+ fragment@1 {
|
||
|
+ target = <&spi0_cs_pins>;
|
||
|
+ __overlay__ {
|
||
|
+ brcm,pins = <45 44 43>;
|
||
|
+ brcm,function = <1>; /* output */
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
+ };
|
||
|
+
|
||
|
+ fragment@2 {
|
||
|
+ target = <&spi0_pins>;
|
||
|
+ __overlay__ {
|
||
|
+ brcm,pins = <40 41 42>;
|
||
|
+ brcm,function = <3>; /* alt4 */
|
||
|
+ status = "okay";
|
||
|
+ };
|
||
|
+ };
|
||
|
+};
|
||
|
--
|
||
|
2.19.1
|
||
|
|