mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-02-13 20:01:55 +00:00
54 lines
1.8 KiB
Diff
54 lines
1.8 KiB
Diff
From 943ed2bae585cd595d8264a1f37fa3f3d5a5715b Mon Sep 17 00:00:00 2001
|
|
From: Frank Wunderlich <frank-w@public-files.de>
|
|
Date: Sat, 8 Dec 2018 20:59:09 +0100
|
|
Subject: [PATCH 24/77] net: dsa: tell GDMA when we are turning on the special
|
|
tag
|
|
|
|
Enabling this bit will make the RX DMA descriptor enable the SP bit for
|
|
all ingress traffic inside the return descriptor. The PPE needs this to
|
|
know that a SP is present.
|
|
|
|
based on
|
|
https://github.com/openwrt/openwrt/blob/master/target/linux/mediatek/patches-4.14/0044-net-next-dsa-mediatek-tell-GDMA-when-we-are-turning-.patch
|
|
|
|
Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
|
|
---
|
|
drivers/net/dsa/mt7530.c | 6 ++++++
|
|
drivers/net/dsa/mt7530.h | 4 ++++
|
|
2 files changed, 10 insertions(+)
|
|
|
|
diff --git a/drivers/net/dsa/mt7530.c b/drivers/net/dsa/mt7530.c
|
|
index fda1b67dfeac..9690a9b59fce 100644
|
|
--- a/drivers/net/dsa/mt7530.c
|
|
+++ b/drivers/net/dsa/mt7530.c
|
|
@@ -685,6 +685,12 @@ mt7530_cpu_port_enable(struct mt7530_priv *priv,
|
|
mt7530_write(priv, MT7530_PVC_P(port),
|
|
PORT_SPEC_TAG);
|
|
|
|
+ /* Enable Mediatek header mode on the GMAC that the cpu port
|
|
+ * connects to
|
|
+ */
|
|
+ regmap_write_bits(priv->ethernet, MTK_GDMA_FWD_CFG(port),
|
|
+ GDMA_SPEC_TAG, GDMA_SPEC_TAG);
|
|
+
|
|
/* Setup the MAC by default for the cpu port */
|
|
mt7530_write(priv, MT7530_PMCR_P(port), PMCR_CPUP_LINK);
|
|
|
|
diff --git a/drivers/net/dsa/mt7530.h b/drivers/net/dsa/mt7530.h
|
|
index d9b407a22a58..310f2536175b 100644
|
|
--- a/drivers/net/dsa/mt7530.h
|
|
+++ b/drivers/net/dsa/mt7530.h
|
|
@@ -23,6 +23,10 @@
|
|
|
|
#define TRGMII_BASE(x) (0x10000 + (x))
|
|
|
|
+/* Registers for GDMA configuration access */
|
|
+#define MTK_GDMA_FWD_CFG(x) (0x500 + (x * 0x1000))
|
|
+#define GDMA_SPEC_TAG BIT(24)
|
|
+
|
|
/* Registers to ethsys access */
|
|
#define ETHSYS_CLKCFG0 0x2c
|
|
#define ETHSYS_TRGMII_CLK_SEL362_5 BIT(11)
|
|
--
|
|
2.19.1
|
|
|