mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-03-09 15:40:20 +00:00
69 lines
2.1 KiB
Diff
69 lines
2.1 KiB
Diff
From e5b5361651940ff5c0c1784dfd0130abec7ab535 Mon Sep 17 00:00:00 2001
|
|
From: wevsty <ty@wevs.org>
|
|
Date: Mon, 24 Aug 2020 02:27:11 +0800
|
|
Subject: [PATCH] arm64: dts: rockchip: add hardware random number generator
|
|
for RK3328 and RK3399
|
|
|
|
Adding Hardware Random Number Generator Resources to the RK3328 and RK3399.
|
|
|
|
Signed-off-by: wevsty <ty@wevs.org>
|
|
---
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
@@ -279,6 +279,17 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ rng: rng@ff060000 {
|
|
+ compatible = "rockchip,cryptov1-rng";
|
|
+ reg = <0x0 0xff060000 0x0 0x4000>;
|
|
+
|
|
+ clocks = <&cru SCLK_CRYPTO>, <&cru HCLK_CRYPTO_SLV>;
|
|
+ clock-names = "clk_crypto", "hclk_crypto";
|
|
+ assigned-clocks = <&cru SCLK_CRYPTO>, <&cru HCLK_CRYPTO_SLV>;
|
|
+ assigned-clock-rates = <150000000>, <100000000>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
grf: syscon@ff100000 {
|
|
compatible = "rockchip,rk3328-grf", "syscon", "simple-mfd";
|
|
reg = <0x0 0xff100000 0x0 0x1000>;
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
|
|
@@ -2043,6 +2043,16 @@
|
|
};
|
|
};
|
|
|
|
+ rng: rng@ff8b8000 {
|
|
+ compatible = "rockchip,cryptov1-rng";
|
|
+ reg = <0x0 0xff8b8000 0x0 0x1000>;
|
|
+ clocks = <&cru SCLK_CRYPTO1>, <&cru HCLK_S_CRYPTO1>;
|
|
+ clock-names = "clk_crypto", "hclk_crypto";
|
|
+ assigned-clocks = <&cru SCLK_CRYPTO1>, <&cru HCLK_S_CRYPTO1>;
|
|
+ assigned-clock-rates = <150000000>, <100000000>;
|
|
+ status = "okay";
|
|
+ };
|
|
+
|
|
gpu: gpu@ff9a0000 {
|
|
compatible = "rockchip,rk3399-mali", "arm,mali-t860";
|
|
reg = <0x0 0xff9a0000 0x0 0x10000>;
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
|
|
@@ -213,6 +213,16 @@
|
|
};
|
|
};
|
|
|
|
+ rng: rng@fe388000 {
|
|
+ compatible = "rockchip,cryptov2-rng";
|
|
+ reg = <0x0 0xfe388000 0x0 0x2000>;
|
|
+ clocks = <&cru CLK_TRNG_NS>, <&cru HCLK_TRNG_NS>;
|
|
+ clock-names = "clk_trng", "hclk_trng";
|
|
+ resets = <&cru SRST_TRNG_NS>;
|
|
+ reset-names = "reset";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
combphy0: phy@fe820000 {
|
|
compatible = "rockchip,rk3568-naneng-combphy";
|
|
reg = <0x0 0xfe820000 0x0 0x100>;
|