mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-02-13 11:51:54 +00:00
84 lines
2 KiB
Diff
84 lines
2 KiB
Diff
--- a/arch/arm64/boot/dts/rockchip/Makefile
|
|
+++ b/arch/arm64/boot/dts/rockchip/Makefile
|
|
@@ -12,6 +12,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-a1
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-evb.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-nanopi-r2s.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-orangepi-r1-plus.dtb
|
|
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-orangepi-r1-plus-lts.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-rock64.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-rock-pi-e.dtb
|
|
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-roc-cc.dtb
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus-lts.dts
|
|
@@ -0,0 +1,71 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+/*
|
|
+ * Copyright (c) 2016 Xunlong Software. Co., Ltd.
|
|
+ * (http://www.orangepi.org)
|
|
+ *
|
|
+ * Copyright (c) 2021 Tianling Shen <cnsztl@immortalwrt.org>
|
|
+ */
|
|
+
|
|
+#include "rk3328-orangepi-r1-plus.dts"
|
|
+
|
|
+/ {
|
|
+ model = "Xunlong Orange Pi R1 Plus LTS";
|
|
+ compatible = "xunlong,orangepi-r1-plus-lts", "rockchip,rk3328";
|
|
+};
|
|
+
|
|
+&dmc_opp_table {
|
|
+ opp-798000000 {
|
|
+ status = "disabled";
|
|
+ };
|
|
+ opp-840000000 {
|
|
+ status = "disabled";
|
|
+ };
|
|
+ opp-924000000 {
|
|
+ status = "disabled";
|
|
+ };
|
|
+ opp-1056000000 {
|
|
+ status = "disabled";
|
|
+ };
|
|
+};
|
|
+
|
|
+&gmac2io {
|
|
+ phy-handle = <&yt8531c>;
|
|
+ tx_delay = <0x19>;
|
|
+ rx_delay = <0x05>;
|
|
+
|
|
+ mdio {
|
|
+ /delete-node/ ethernet-phy@1;
|
|
+
|
|
+ yt8531c: ethernet-phy@0 {
|
|
+ compatible = "ethernet-phy-id4f51.e91b",
|
|
+ "ethernet-phy-ieee802.3-c22";
|
|
+ reg = <0>;
|
|
+
|
|
+ motorcomm,clk-out-frequency-hz = <125000000>;
|
|
+ motorcomm,keep-pll-enabled;
|
|
+ motorcomm,auto-sleep-disabled;
|
|
+
|
|
+ pinctrl-0 = <ð_phy_reset_pin>;
|
|
+ pinctrl-names = "default";
|
|
+ reset-assert-us = <15000>;
|
|
+ reset-deassert-us = <50000>;
|
|
+ reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&lan_led {
|
|
+ label = "orangepi-r1-plus-lts:green:lan";
|
|
+};
|
|
+
|
|
+&rtl8153 {
|
|
+ realtek,led-data = <0x78>;
|
|
+};
|
|
+
|
|
+&sys_led {
|
|
+ label = "orangepi-r1-plus-lts:red:sys";
|
|
+};
|
|
+
|
|
+&wan_led {
|
|
+ label = "orangepi-r1-plus-lts:green:wan";
|
|
+};
|