mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-02-15 04:42:02 +00:00
140 lines
3.3 KiB
Diff
140 lines
3.3 KiB
Diff
--- a/arch/arm/dts/Makefile
|
|
+++ b/arch/arm/dts/Makefile
|
|
@@ -171,6 +171,7 @@ dtb-$(CONFIG_ROCKCHIP_RK3399) += \
|
|
dtb-$(CONFIG_ROCKCHIP_RK3568) += \
|
|
rk3568-bpi-r2-pro.dtb \
|
|
rk3568-evb.dtb \
|
|
+ rk3568-r66s.dtb \
|
|
rk3568-opc-h68k.dtb \
|
|
rk3568-mrkaio-m68s.dtb \
|
|
rk3568-nanopi-r5s.dtb \
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3568-r66s-u-boot.dtsi
|
|
@@ -0,0 +1,21 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+
|
|
+#include "rk3568-u-boot.dtsi"
|
|
+
|
|
+/ {
|
|
+ chosen {
|
|
+ stdout-path = &uart2;
|
|
+ u-boot,spl-boot-order = "same-as-spl", &sdmmc0, &sdhci;
|
|
+ };
|
|
+};
|
|
+
|
|
+&sdmmc0 {
|
|
+ bus-width = <4>;
|
|
+ u-boot,spl-fifo-mode;
|
|
+};
|
|
+
|
|
+&uart2 {
|
|
+ u-boot,dm-spl;
|
|
+ clock-frequency = <24000000>;
|
|
+ status = "okay";
|
|
+};
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3568-r66s.dts
|
|
@@ -0,0 +1,2 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+#include "rk3568-evb.dts"
|
|
--- /dev/null
|
|
+++ b/configs/r66s-rk3568_defconfig
|
|
@@ -0,0 +1,98 @@
|
|
+CONFIG_ARM=y
|
|
+CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
+CONFIG_ARCH_ROCKCHIP=y
|
|
+CONFIG_SYS_TEXT_BASE=0x00a00000
|
|
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
+CONFIG_NR_DRAM_BANKS=2
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rk3568-r66s"
|
|
+CONFIG_ROCKCHIP_RK3568=y
|
|
+CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
|
|
+CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
|
|
+CONFIG_SPL_MMC=y
|
|
+CONFIG_SPL_SERIAL=y
|
|
+CONFIG_SPL_STACK_R_ADDR=0x600000
|
|
+CONFIG_TARGET_EVB_RK3568=y
|
|
+CONFIG_DEBUG_UART_BASE=0xFE660000
|
|
+CONFIG_DEBUG_UART_CLOCK=24000000
|
|
+CONFIG_DEBUG_UART=y
|
|
+CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
+CONFIG_API=y
|
|
+CONFIG_FIT=y
|
|
+CONFIG_FIT_VERBOSE=y
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
+CONFIG_OF_SYSTEM_SETUP=y
|
|
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-r66s.dtb"
|
|
+# CONFIG_SYS_DEVICE_NULLDEV is not set
|
|
+CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS=2
|
|
+# CONFIG_DISPLAY_CPUINFO is not set
|
|
+CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
+CONFIG_SPL_STACK_R=y
|
|
+CONFIG_SPL_SEPARATE_BSS=y
|
|
+CONFIG_SPL_ATF=y
|
|
+CONFIG_SPL_ATF_LOAD_IMAGE_V2=y
|
|
+CONFIG_CMD_BIND=y
|
|
+CONFIG_CMD_CLK=y
|
|
+CONFIG_CMD_GPIO=y
|
|
+CONFIG_CMD_GPT=y
|
|
+CONFIG_CMD_I2C=y
|
|
+CONFIG_CMD_MMC=y
|
|
+CONFIG_CMD_USB=y
|
|
+# CONFIG_CMD_SETEXPR is not set
|
|
+CONFIG_CMD_PMIC=y
|
|
+CONFIG_CMD_REGULATOR=y
|
|
+# CONFIG_SPL_DOS_PARTITION is not set
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
+CONFIG_OF_LIVE=y
|
|
+CONFIG_NET_RANDOM_ETHADDR=y
|
|
+CONFIG_SPL_DM_WARN=y
|
|
+CONFIG_SPL_REGMAP=y
|
|
+CONFIG_SPL_SYSCON=y
|
|
+CONFIG_SPL_CLK=y
|
|
+CONFIG_ROCKCHIP_GPIO=y
|
|
+CONFIG_ROCKCHIP_GPIO_V2=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_MISC=y
|
|
+CONFIG_MMC_HS200_SUPPORT=y
|
|
+CONFIG_SPL_MMC_HS200_SUPPORT=y
|
|
+CONFIG_MMC_DW=y
|
|
+CONFIG_MMC_DW_ROCKCHIP=y
|
|
+CONFIG_MMC_SDHCI=y
|
|
+CONFIG_MMC_SDHCI_SDMA=y
|
|
+CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
+CONFIG_DM_ETH=y
|
|
+CONFIG_ETH_DESIGNWARE=y
|
|
+CONFIG_GMAC_ROCKCHIP=y
|
|
+CONFIG_POWER_DOMAIN=y
|
|
+CONFIG_DM_PMIC=y
|
|
+CONFIG_PMIC_RK8XX=y
|
|
+CONFIG_SPL_PMIC_RK8XX=y
|
|
+CONFIG_REGULATOR_PWM=y
|
|
+CONFIG_DM_REGULATOR_FIXED=y
|
|
+CONFIG_SPL_DM_REGULATOR_FIXED=y
|
|
+CONFIG_DM_REGULATOR_GPIO=y
|
|
+CONFIG_REGULATOR_RK8XX=y
|
|
+CONFIG_PWM_ROCKCHIP=y
|
|
+CONFIG_SPL_RAM=y
|
|
+CONFIG_DM_RESET=y
|
|
+CONFIG_BAUDRATE=1500000
|
|
+CONFIG_DEBUG_UART_SHIFT=2
|
|
+CONFIG_SYSRESET=y
|
|
+CONFIG_SYSRESET_PSCI=y
|
|
+CONFIG_USB=y
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_XHCI_DWC3=y
|
|
+CONFIG_USB_EHCI_HCD=y
|
|
+CONFIG_USB_EHCI_GENERIC=y
|
|
+CONFIG_USB_OHCI_HCD=y
|
|
+CONFIG_USB_OHCI_GENERIC=y
|
|
+CONFIG_USB_DWC3=y
|
|
+CONFIG_USB_DWC3_GENERIC=y
|
|
+CONFIG_ROCKCHIP_USB2_PHY=y
|
|
+CONFIG_USB_KEYBOARD=y
|
|
+CONFIG_USB_HOST_ETHER=y
|
|
+CONFIG_USB_ETHER_LAN75XX=y
|
|
+CONFIG_USB_ETHER_LAN78XX=y
|
|
+CONFIG_USB_ETHER_SMSC95XX=y
|
|
+CONFIG_ERRNO_STR=y
|