mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-02-15 04:42:02 +00:00
200 lines
4.3 KiB
Diff
200 lines
4.3 KiB
Diff
--- a/arch/arm/dts/Makefile
|
|
+++ b/arch/arm/dts/Makefile
|
|
@@ -175,6 +175,7 @@ dtb-$(CONFIG_ROCKCHIP_RK3399) += \
|
|
rk3568-opc-h68k.dtb \
|
|
rk3568-mrkaio-m68s.dtb \
|
|
rk3568-nanopi-r5s.dtb \
|
|
+ rk3568-photonicat.dtb \
|
|
rk3566-radxa-cm3-io.dtb \
|
|
rk3568-rock-3a.dtb
|
|
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3568-photonicat-u-boot.dtsi
|
|
@@ -0,0 +1,33 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+
|
|
+#include "rk356x-u-boot.dtsi"
|
|
+
|
|
+/ {
|
|
+ chosen {
|
|
+ stdout-path = &uart2;
|
|
+ u-boot,spl-boot-order = "same-as-spl", &sdmmc0, &sdhci;
|
|
+ };
|
|
+};
|
|
+
|
|
+&gpio0 {
|
|
+ u-boot,dm-spl;
|
|
+};
|
|
+
|
|
+&pinctrl {
|
|
+ u-boot,dm-spl;
|
|
+};
|
|
+
|
|
+&sdmmc0 {
|
|
+ bus-width = <4>;
|
|
+ u-boot,spl-fifo-mode;
|
|
+};
|
|
+
|
|
+&uart2 {
|
|
+ u-boot,dm-spl;
|
|
+ clock-frequency = <24000000>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&vcc3v3_sd {
|
|
+ u-boot,dm-spl;
|
|
+};
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3568-photonicat.dts
|
|
@@ -0,0 +1,54 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+
|
|
+/dts-v1/;
|
|
+#include <dt-bindings/gpio/gpio.h>
|
|
+#include <dt-bindings/pinctrl/rockchip.h>
|
|
+#include "rk3568.dtsi"
|
|
+
|
|
+/ {
|
|
+ model = "Ariaboard Photonicat";
|
|
+ compatible = "ariaboard,photonicat", "rockchip,rk3568";
|
|
+
|
|
+ chosen: chosen {
|
|
+ stdout-path = "serial2:1500000n8";
|
|
+ };
|
|
+
|
|
+ vcc3v3_sd: vcc3v3_sd {
|
|
+ compatible = "regulator-fixed";
|
|
+ gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_LOW>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&vcc_sd_h>;
|
|
+ regulator-boot-on;
|
|
+ regulator-name = "vcc3v3_sd";
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pinctrl {
|
|
+ vcc_sd {
|
|
+ vcc_sd_h: vcc-sd-h {
|
|
+ rockchip,pins = <0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&sdhci {
|
|
+ bus-width = <8>;
|
|
+ max-frequency = <200000000>;
|
|
+ non-removable;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&sdmmc0 {
|
|
+ max-frequency = <52000000>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&sdmmc1 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&uart2 {
|
|
+ status = "okay";
|
|
+};
|
|
--- /dev/null
|
|
+++ b/configs/photonicat-rk3568_defconfig
|
|
@@ -0,0 +1,94 @@
|
|
+CONFIG_ARM=y
|
|
+CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
+CONFIG_COUNTER_FREQUENCY=24000000
|
|
+CONFIG_ARCH_ROCKCHIP=y
|
|
+CONFIG_TEXT_BASE=0x00a00000
|
|
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
+CONFIG_NR_DRAM_BANKS=2
|
|
+CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
+CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xc00000
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rk3568-photonicat"
|
|
+CONFIG_ROCKCHIP_RK3568=y
|
|
+CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
|
|
+CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
|
|
+CONFIG_SPL_GPIO=y
|
|
+CONFIG_SPL_MMC=y
|
|
+CONFIG_SPL_SERIAL=y
|
|
+CONFIG_SPL_STACK_R_ADDR=0x600000
|
|
+CONFIG_TARGET_EVB_RK3568=y
|
|
+CONFIG_SPL_STACK=0x400000
|
|
+CONFIG_DEBUG_UART_BASE=0xFE660000
|
|
+CONFIG_DEBUG_UART_CLOCK=24000000
|
|
+CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
+CONFIG_DEBUG_UART=y
|
|
+CONFIG_FIT=y
|
|
+CONFIG_FIT_VERBOSE=y
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-photonicat.dtb"
|
|
+# CONFIG_DISPLAY_CPUINFO is not set
|
|
+CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
+CONFIG_SPL_MAX_SIZE=0x40000
|
|
+CONFIG_SPL_PAD_TO=0x7f8000
|
|
+CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
+CONFIG_SPL_BSS_START_ADDR=0x4000000
|
|
+CONFIG_SPL_BSS_MAX_SIZE=0x4000
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
+# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
+CONFIG_SPL_STACK_R=y
|
|
+CONFIG_SPL_ADC=y
|
|
+CONFIG_SPL_ATF=y
|
|
+CONFIG_SPL_BOARD_INIT=y
|
|
+CONFIG_CMD_ADC=y
|
|
+CONFIG_CMD_GPIO=y
|
|
+CONFIG_CMD_GPT=y
|
|
+CONFIG_CMD_I2C=y
|
|
+CONFIG_CMD_MMC=y
|
|
+CONFIG_CMD_USB=y
|
|
+CONFIG_CMD_REGULATOR=y
|
|
+# CONFIG_CMD_SETEXPR is not set
|
|
+# CONFIG_SPL_DOS_PARTITION is not set
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
+CONFIG_OF_LIVE=y
|
|
+CONFIG_NET_RANDOM_ETHADDR=y
|
|
+CONFIG_SPL_REGMAP=y
|
|
+CONFIG_SPL_SYSCON=y
|
|
+CONFIG_SPL_CLK=y
|
|
+CONFIG_CLK_SCMI=y
|
|
+CONFIG_RESET_SCMI=y
|
|
+CONFIG_ROCKCHIP_GPIO=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_MISC=y
|
|
+CONFIG_MMC_IO_VOLTAGE=y
|
|
+CONFIG_SPL_MMC_IO_VOLTAGE=y
|
|
+CONFIG_SUPPORT_EMMC_RPMB=y
|
|
+CONFIG_MMC_DW=y
|
|
+CONFIG_MMC_DW_ROCKCHIP=y
|
|
+CONFIG_MMC_SDHCI=y
|
|
+CONFIG_MMC_SDHCI_SDMA=y
|
|
+CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
+CONFIG_ETH_DESIGNWARE=y
|
|
+CONFIG_GMAC_ROCKCHIP=y
|
|
+CONFIG_DM_PMIC=y
|
|
+CONFIG_PMIC_RK8XX=y
|
|
+CONFIG_SPL_PMIC_RK8XX=y
|
|
+CONFIG_PHY_ROCKCHIP_INNO_USB2=y
|
|
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
|
|
+CONFIG_REGULATOR_PWM=y
|
|
+CONFIG_DM_REGULATOR_FIXED=y
|
|
+CONFIG_SPL_DM_REGULATOR_FIXED=y
|
|
+CONFIG_REGULATOR_RK8XX=y
|
|
+CONFIG_PWM_ROCKCHIP=y
|
|
+CONFIG_SPL_RAM=y
|
|
+CONFIG_BAUDRATE=1500000
|
|
+CONFIG_DEBUG_UART_SHIFT=2
|
|
+CONFIG_SYS_NS16550_MEM32=y
|
|
+CONFIG_SYSRESET=y
|
|
+CONFIG_USB=y
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_XHCI_DWC3=y
|
|
+CONFIG_USB_EHCI_HCD=y
|
|
+CONFIG_USB_EHCI_GENERIC=y
|
|
+CONFIG_USB_DWC3=y
|
|
+CONFIG_USB_DWC3_GENERIC=y
|
|
+CONFIG_ERRNO_STR=y
|