mirror of
https://github.com/Ysurac/openmptcprouter.git
synced 2025-02-15 04:42:02 +00:00
105 lines
3 KiB
Diff
105 lines
3 KiB
Diff
From 78f7186095db5a64009d44c18843a03dbc72d896 Mon Sep 17 00:00:00 2001
|
|
From: Michael Riesch <michael.riesch@wolfvision.net>
|
|
Date: Thu, 27 Jan 2022 20:04:55 +0100
|
|
Subject: [PATCH] arm64: dts: rockchip: rename and sort the rk356x usb2 phy
|
|
handles
|
|
|
|
All nodes and handles related to USB have the prefix usb or usb2,
|
|
whereas the phy handles are prefixed with u2phy. Rename for
|
|
consistency reasons and to facilitate sorting.
|
|
|
|
This patch also updates the handles in the only board file that
|
|
uses them (rk3566-quartz64-a.dts).
|
|
|
|
Signed-off-by: Michael Riesch <michael.riesch@wolfvision.net>
|
|
Link: https://lore.kernel.org/r/20220127190456.2195527-1-michael.riesch@wolfvision.net
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
.../boot/dts/rockchip/rk3566-quartz64-a.dts | 18 ++++++++---------
|
|
arch/arm64/boot/dts/rockchip/rk356x.dtsi | 20 +++++++++----------
|
|
2 files changed, 19 insertions(+), 19 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
@@ -214,7 +214,7 @@
|
|
interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru HCLK_USB2HOST0>, <&cru HCLK_USB2HOST0_ARB>,
|
|
<&cru PCLK_USB>;
|
|
- phys = <&u2phy1_otg>;
|
|
+ phys = <&usb2phy1_otg>;
|
|
phy-names = "usb";
|
|
status = "disabled";
|
|
};
|
|
@@ -225,7 +225,7 @@
|
|
interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru HCLK_USB2HOST0>, <&cru HCLK_USB2HOST0_ARB>,
|
|
<&cru PCLK_USB>;
|
|
- phys = <&u2phy1_otg>;
|
|
+ phys = <&usb2phy1_otg>;
|
|
phy-names = "usb";
|
|
status = "disabled";
|
|
};
|
|
@@ -236,7 +236,7 @@
|
|
interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru HCLK_USB2HOST1>, <&cru HCLK_USB2HOST1_ARB>,
|
|
<&cru PCLK_USB>;
|
|
- phys = <&u2phy1_host>;
|
|
+ phys = <&usb2phy1_host>;
|
|
phy-names = "usb";
|
|
status = "disabled";
|
|
};
|
|
@@ -247,7 +247,7 @@
|
|
interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru HCLK_USB2HOST1>, <&cru HCLK_USB2HOST1_ARB>,
|
|
<&cru PCLK_USB>;
|
|
- phys = <&u2phy1_host>;
|
|
+ phys = <&usb2phy1_host>;
|
|
phy-names = "usb";
|
|
status = "disabled";
|
|
};
|
|
@@ -1195,7 +1195,7 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
- u2phy0: usb2phy@fe8a0000 {
|
|
+ usb2phy0: usb2phy@fe8a0000 {
|
|
compatible = "rockchip,rk3568-usb2phy";
|
|
reg = <0x0 0xfe8a0000 0x0 0x10000>;
|
|
clocks = <&pmucru CLK_USBPHY0_REF>;
|
|
@@ -1206,18 +1206,18 @@
|
|
#clock-cells = <0>;
|
|
status = "disabled";
|
|
|
|
- u2phy0_host: host-port {
|
|
+ usb2phy0_host: host-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
- u2phy0_otg: otg-port {
|
|
+ usb2phy0_otg: otg-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
- u2phy1: usb2phy@fe8b0000 {
|
|
+ usb2phy1: usb2phy@fe8b0000 {
|
|
compatible = "rockchip,rk3568-usb2phy";
|
|
reg = <0x0 0xfe8b0000 0x0 0x10000>;
|
|
clocks = <&pmucru CLK_USBPHY1_REF>;
|
|
@@ -1228,12 +1228,12 @@
|
|
#clock-cells = <0>;
|
|
status = "disabled";
|
|
|
|
- u2phy1_host: host-port {
|
|
+ usb2phy1_host: host-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
- u2phy1_otg: otg-port {
|
|
+ usb2phy1_otg: otg-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|